

# 1-Mbit (64K x 16) Static RAM

### **Features**

■ High speed: 45 ns

■ Temperature ranges

☐ Industrial: —40°C to +85°C ☐ Automotive: —40°C to +125°C

■ Wide voltage range: 2.2V to 3.6V

■ Pin compatible with CY62126DV30

■ Ultra low standby power

Typical standby current: 1 μA

Maximum standby current: 4 μA

■ Ultra low active power

□ Typical active current: 1.3 mA at f = 1 MHz

■ Easy memory expansion with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  features

■ Automatic power down when deselected

■ CMOS for optimum speed and power

Offered in Pb-free 48-ball VFBGA and 44-pin TSOP II packages


# **Functional Description**

The CY62126EV30 is a high performance CMOS static RAM organized as 64K words by 16 bits<sup>[1]</sup>. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery  $\mathsf{Life^{TM}}$  (MoBL®) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption when addresses are not toggling. Placing the device in standby mode reduces power consumption by more than 99 percent when deselected (CE HIGH). The input and output pins (IO0 through IO15) are placed in a high impedance state when:

- Deselected (CE HIGH)
- Outputs are disabled (OE HIGH)
- <u>Both Byte High</u> Enable and Byte Low Enable are disabled (BHE, BLE HIGH)
- Write operation is active (CE LOW and WE LOW)

 $\overline{\text{Lo}}$  write to the device, take Chip Enable  $\overline{(CE)}$  and Write Enable  $\overline{(WE)}$  inputs LOW. If Byte Low Enable  $\overline{(BLE)}$  is LOW, then data from IO pins  $\overline{(IO_0)}$  through  $\overline{IO_7}$  is written into the location specified on the address pins  $\overline{(A_0)}$  through  $\overline{A_{15}}$ . If Byte High Enable  $\overline{(BHE)}$  is LOW, then data from IO pins  $\overline{(IO_8)}$  through  $\overline{IO_{15}}$  is written into the location specified on the address pins  $\overline{(A_0)}$  through  $\overline{A_{15}}$ .

To read <u>fro</u>m the device, take Chip Enable (CE) <u>and</u> Output Enable ( $\overline{OE}$ ) LOW <u>while</u> forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by <u>the</u> address pins appear on IO<sub>0</sub> to IO<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on IO<sub>8</sub> to IO<sub>15</sub>. See the "Truth Table" on page 9 for a complete description of read and write modes.



### Note

1. For best practice recommendations, refer to the Cypress application note AN1064, SRAM System Guidelines.



# **Pin Configurations**

Figure 1. 44-Ball VFBGA (Top View)





Figure 2. 44-Pin TSOP II (Top View)[2]



**Table 1. Product Portfolio** 

								Power	Dissipa	tion			
Product	Range		V <sub>CC</sub> Range (V) Speed Operating, I <sub>CC</sub> (mA)		<b>A</b> )	Standby	, I <sub>SB2</sub> (μ <b>A</b> )						
Product	Kange				(ns)	f = 1	f = 1 MHz		f = 1 MHz		max	Stariuby	, ISB2 (μΑ)
		Min	<b>Typ</b> <sup>[3]</sup>	Max		<b>Typ</b> <sup>[3]</sup>	Max	<b>Typ</b> <sup>[3]</sup>	Max	<b>Typ</b> <sup>[3]</sup>	Max		
CY62126EV30LL	Industrial	2.2	3.0	3.6	45	1.3	2	11	16	1	4		
CY62126EV30LL	Automotive	2.2	3.0	3.6	55	1.3	4	11	35	1	30		

<sup>2.</sup> NC pins are not connected on the die.

<sup>3.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25°C.



# **Maximum Ratings**

Exceeding maximum ratings may shorten the battery life of the device. These user guidelines are not tested.

Storage Temperature ......-65°C to +150°C

Ambient Temperature with

Power Applied ...... –55°C to +125°C

Supply Voltage to Ground

Potential......-0.3V to 3.6V (V<sub>CCmax</sub> + 0.3V)

DC Voltage Applied to Outputs in High-Z State  $^{[4,\ 5]}$  .....-0.3V to 3.6V (V  $_{CCmax}$  + 0.3V)

DC Input Voltage $^{[4,\;5]}$ 0.3V to 3.6V (	$(V_{CCmax} + 0.3V)$
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage(MIL-STD-883, Method 3015)	> 2001V
Latch up Current	> 200 mA

# **Operating Range**

Device	Range	Ambient Temperature	<b>V</b> <sub>CC</sub> <sup>[6]</sup>
CY62126EV30LL	Industrial	–40°C to +85°C	2.2V to
	Automotive	–40°C to +125°C	3.6V

# **Electrical Characteristics** (Over the Operating Range)

Davamatan	Description	Test Conditions		45	ns (Ind	ustrial)	55 ns (Automotive)			Unit
Parameter	Description	lest Col	naitions	Min	Typ <sup>[1]</sup>	Max	Min	Typ <sup>[1]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -0.1 \text{ mA}$	I <sub>OH</sub> = -0.1 mA				2.0			V
		$I_{OH} = -1.0 \text{ mA}, V$	/ <sub>CC</sub> ≥ 2.70V	2.4			2.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA				0.4			0.4	V
		$I_{OL}$ = 2.1mA, $V_{CO}$	<sub>C</sub> ≥ 2.70V			0.4			0.4	V
V <sub>IH</sub>	Input HIGH Voltage	$V_{CC} = 2.2V \text{ to } 2.7$	7V	1.8		V <sub>CC</sub> + 0.3	1.8		V <sub>CC</sub> + 0.3	V
		$V_{CC} = 2.7V \text{ to } 3.0$	6V	2.2		V <sub>CC</sub> + 0.3	2.2		V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW	$V_{CC} = 2.2V \text{ to } 2.7$	V <sub>CC</sub> = 2.2V to 2.7V			0.6	-0.3		0.6	V
	Voltage	V <sub>CC</sub> = 2.7V to 3.6V		-0.3		0.8	-0.3		0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \le V_1 \le V_{CC}$		-1		+1	-4		+4	μА
I <sub>OZ</sub>	Output Leakage Current	GND $\leq$ V <sub>O</sub> $\leq$ V <sub>CO</sub> Disabled	<sub>C</sub> , Output	-1		+1	-4		+4	μА
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$		11	16		11	35	mA
	Current	f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels		1.3	2.0		1.3	4.0	
I <sub>SB1</sub>	Automatic CE Power down Current —CMOS Inputs	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2\text{V},$ $\text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.2\text{V},$ $\text{V}_{\text{IN}} \le 0.2\text{V})$ $\text{f} = \text{f}_{\text{max}} (\text{Address and Data Only}),$ $\text{f} = 0 (\text{OE}, \text{BHE}, \overline{\text{BLE}} \text{ and } \overline{\text{WE}}),$ $\text{V}_{\text{CC}} = 3.60\text{V}$			1	4		1	35	μА
I <sub>SB2</sub> <sup>[7]</sup>	Automatic CE Power down Current —CMOS Inputs	$\overline{\text{CE}} \ge V_{\text{CC}} - 0.2V$ $V_{\text{IN}} \ge V_{\text{CC}} - 0.2V$ $f = 0, V_{\text{CC}} = 3.60$	/ or V <sub>IN</sub> <u>&lt;</u> 0.2V,		1	4		1	30	μΑ

# Capacitance

For all packages. Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25$ °C, $f = 1$ MHz, $V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output Capacitance		10	pF

- V<sub>IL(min)</sub> = -2.0V for pulse durations less than 20 ns.
   V<sub>IH(max)</sub> = V<sub>CC</sub>+0.75V for pulse durations less than 20 ns.
   Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.
   Only chip enable (ĈE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.




### **Thermal Resistance**

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	VFBGA Package	TSOP II Package	Unit
$\Theta_{JA}$	Thermal Resistance (Junction to Ambient)	Still Air, soldered on a 4.25 x 1.125 inch, two-layer printed circuit board	58.85	28.2	°C/W
$\Theta_{\sf JC}$	Thermal Resistance (Junction to Case)		17.01	3.4	°C/W

Figure 3. AC Test Loads and Waveforms




Parameters	2.2V - 2.7V	2.7V - 3.6V	Unit
R1	16600	1103	Ohms
R2	15400	1554	Ohms
R <sub>TH</sub>	8000	645	Ohms
V <sub>TH</sub>	1.2	1.75	Volts

## **Data Retention Characteristics**

Over the Operating Range

Parameter	Description	Conditions	Min	Typ <sup>[1]</sup>	Max	Unit	
$V_{DR}$	V <sub>CC</sub> for Data Retention			1.5			V
I <sub>CCDR</sub> <sup>[7]</sup>	Data Retention Current	$V_{CC} = V_{DR}$ , $\overline{CE} \ge V_{CC} - 0.2V$ , $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$	Industrial			3	μΑ
		$V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$	Automotive			30	μΑ
t <sub>CDR</sub> <sup>[8]</sup>	Chip Deselect to Data Retention Time			0			ns
t <sub>R</sub> <sup>[9]</sup>	Operation Recovery Time			t <sub>RC</sub>			ns

Figure 4. Data Retention Waveform



- 8. Tested initially and after any design or process changes that may affect these parameters.
- 9. Full device AC operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min)</sub> > 100  $\mu s$ .



# **Switching Characteristics**

Over the Operating Range [10, 11]

Downwood : ::	Decemention	45 ns (Ir	ndustrial)	55 ns (Au	tomotive)	110:14
Parameter	Description	Min	Max	Min	Max	Unit
Read Cycle		•		•		
t <sub>RC</sub>	Read Cycle Time	45		55		ns
t <sub>AA</sub>	Address to Data Valid		45		55	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		10		ns
t <sub>ACE</sub>	CE LOW to Data Valid		45		55	ns
t <sub>DOE</sub>	OE LOW to Data Valid		22		25	ns
t <sub>LZOE</sub>	OE LOW to Low Z [12]	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High Z [12, 13]		18		20	ns
t <sub>LZCE</sub>	CE LOW to Low Z [12]	10		10		ns
t <sub>HZCE</sub>	CE HIGH to High Z [12, 13]		18		20	ns
t <sub>PU</sub>	CE LOW to Power Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power Down		45		55	ns
t <sub>DBE</sub>	BHE / BLE LOW to Data Valid		22		25	ns
t <sub>LZBE</sub>	BHE / BLE LOW to Low Z [12]	5		5		ns
t <sub>HZBE</sub>	BHE / BLE HIGH to High Z [12, 13]		18		20	ns
Write Cycle <sup>[14]</sup>						
t <sub>WC</sub>	Write Cycle Time	45		55		ns
t <sub>SCE</sub>	CE LOW to Write End	35		40		ns
t <sub>AW</sub>	Address Setup to Write End	35		40		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Setup to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	35		40		ns
t <sub>BW</sub>	BHE / BLE Pulse Width	35		40		ns
t <sub>SD</sub>	Data Setup to Write End	25		25		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	WE LOW to High Z [12, 13]		18		20	ns
t <sub>LZWE</sub>	WE HIGH to Low Z [12]	10		10		ns

 <sup>10.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.
 11. AC timing parameters are subject to byte enable signals (BHE or BLE) not switching when chip is disabled. See application note AN13842 for further clarification.

 <sup>12.</sup> At any temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZDE</sub> is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any device.
 13. t<sub>HZOE</sub>, t<sub>HZDE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs enter a high impedance state.
 14. The internal write time of the memory is defined by the overlap of WE, CE = V<sub>IL</sub>, BHE, BLE or both = V<sub>IL</sub>. All signals must be active to initiate a write and any of these signals can terminate a write by going inactive. The data input setup and hold timing must refer to the edge of signal that terminates write.



# **Switching Waveforms**

Figure 5. Read Cycle No. 1(Address transition controlled)<sup>[15, 16]</sup>





Figure 6. Read Cycle No. 2 ( $\overline{OE}$  controlled)[16, 17]



<sup>15.</sup> The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$ ,  $\overline{BLE}$ , or both =  $V_{IL}$ . 16.  $\overline{WE}$  is HIGH for read cycle.

<sup>17.</sup> Address valid before or similar to  $\overline{CE}$  and  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.



# Switching Waveforms (continued)

Figure 7. Write Cycle No. 1 (WE controlled)[14, 18, 19]





Figure 8. Write Cycle No. 2  $(\overline{CE} \text{ controlled})^{[14, 18, 19]}$ 



- 18. Data IO is high impedance if  $\overline{OE}$  = V<sub>IH</sub>.

  19. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  = V<sub>IH</sub>, the output remains in a high impedance state.

  20. During this period, the IOs are in output state. Do not apply input signals.



# Switching Waveforms (continued)

Figure 9. Write Cycle No. 3 ( $\overline{\text{WE}}$  controlled,  $\overline{\text{OE}}$  LOW <sup>[19]</sup>





Figure 10. Write Cycle No. 4  $(\overline{BHE/BLE} \text{ controlled}, \overline{OE} \text{ LOW})^{[19]}$ 





# **Truth Table**

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High Z	Deselect/Power Down	Standby (I <sub>SB</sub> )
L	Х	Х	Н	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	L	L	L	Data Out (IO <sub>0</sub> –IO <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data Out (IO <sub>0</sub> –IO <sub>7</sub> ); IO <sub>8</sub> –IO <sub>15</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data Out (IO <sub>8</sub> –IO <sub>15</sub> ); IO <sub>0</sub> –IO <sub>7</sub> in High Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High Z	Output Disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data In (IO <sub>0</sub> –IO <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	X	Н	L	Data In (IO <sub>0</sub> –IO <sub>7</sub> ); IO <sub>8</sub> –IO <sub>15</sub> in High Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data In (IO <sub>8</sub> –IO <sub>15</sub> ); IO <sub>0</sub> –IO <sub>7</sub> in High Z	Write	Active (I <sub>CC</sub> )

# **Ordering Information**


Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62126EV30LL-45BVXI	51-85150	48-ball Very Fine Pitch Ball Grid Array (Pb-free)	Industrial
	CY62126EV30LL-45ZSXI	51-85087	44-pin Thin Small Outline Package II (Pb-free)	
55	CY62126EV30LL-55BVXE	51-85150	48-ball Very Fine Pitch Ball Grid Array (Pb-free)	Automotive
	CY62126EV30LL-55ZSXE	51-85087	44-pin Thin Small Outline Package II (Pb-free)	

Contact your local Cypress sales representative for availability of other parts.





# **Package Diagrams**

Figure 11. 48-Ball VFBGA (6 x 8 x 1 mm) (51-85150)



TOP VIEW






51-85150-\*D





# Package Diagrams (continued)


Figure 12. 44-Pin TSOP II (51-85087)













# **Document History Page**

Rev.	ECN No.	Submission	Orig. of	Description of Change
**		Date	Change	·
	202760	See ECN	AJU	New data sheet
*A	300835	See ECN	SYT	Converted from Advance Information to Preliminary Specified Typical standby power in the Features Section Changed E3 ball from DNU to NC in the Pin Configuration for the FBGA Package and removed the footnote associated with it on page #2 Changed t <sub>OHA</sub> from 6 ns to 10 ns for both 35- and 45-ns speed bins, respectively Changed t <sub>DOE</sub> , t <sub>SD</sub> from 15 to 18 ns for 35-ns speed bin Changed t <sub>HZOE</sub> , t <sub>HZBE</sub> , t <sub>HZWE</sub> from 12 and 15 ns to 15 and 18 ns for the 35- and 45-ns speed bins, respectively Changed t <sub>HZCE</sub> from 12 and 15 ns to 18 and 22 ns for the 35- and 45-ns speed bins, respectively Changed t <sub>SCE</sub> ,t <sub>BW</sub> from 25 and 40 ns to 30 and 35 ns for the 35- and 45-ns speed bins, respectively Changed t <sub>AW</sub> from 25 to 30 ns and 40 to 35 ns for 35 and 45-ns speed bins respectively Changed t <sub>DBE</sub> from 35 and 45 ns to 18 and 22 ns for the 35 and 45 ns speed bins respectively Removed footnote that read "BHE.BLE is the AND of both BHE and BLE. Chip car be deselected by either disabling the chip enable signals or by disabling both BHE and BLE" on page # 4 Removed footnote that read "If both BHE and BLE are toggled together, then t <sub>LZB</sub> is 10 ns" on page # 5 Added Pb-free package information
*B	461631	See ECN	NXR	Converted from Preliminary to Final Removed 35 ns Speed Bin Removed "L" version of CY62126EV30 Changed $I_{CC (Typ)}$ from 8 mA to 11 mA and $I_{CC (max)}$ from 12 mA to 16 mA for f = f <sub>max</sub> Changed $I_{CC (max)}$ from 1.5 mA to 2.0 mA for f = 1 MHz Changed $I_{SB1}$ , $I_{SB2 (max)}$ from 1 $\mu$ A to 4 $\mu$ A Changed $I_{SB1}$ , $I_{SB2 (Typ)}$ from 0.5 $\mu$ A to 1 $\mu$ A Changed $I_{CCDR (max)}$ from 1.5 $\mu$ A to 3 $\mu$ A Changed the AC Test load Capacitance value from 50 pF to 30 pF Changed the AC Test load Capacitance value from 50 pF to 30 pF Changed t $I_{LZOE}$ from 3 to 5 ns Changed t $I_{LZCE}$ from 6 to 10 ns Changed t $I_{LZDE}$ from 22 to 18 ns Changed t $I_{LZBE}$ from 6 to 5 ns Changed t $I_{LZBE}$ from 30 to 35 ns Changed t $I_{LZWE}$ from 30 to 35 ns Changed t $I_{LZWE}$ from 6 to 10 ns Updated the Ordering Information table.
*C	925501	See ECN	VKN	Added footnote #7 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Added footnote #11 related AC timing parameters
*D	1045260	See ECN	VKN	Added Automotive information Updated Ordering Information table
*E	2631771	01/07/09	NXR/PYRS	Changed CE condition from X to L in Truth table for Output Disable mode Updated template



# Sales, Solutions, and Legal Information

### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

D	r٥	d١	10	te
_				

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

### **PSoC Solutions**

General psoc.cypress.com/solutions
Low Power/Low Voltage psoc.cypress.com/low-power
Precision Analog psoc.cypress.com/precision-analog
LCD Drive psoc.cypress.com/lcd-drive
CAN 2.0b psoc.cypress.com/can
USB psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2008-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-05486 Rev. \*E

Revised January 5, 2009

Page 13 of 13

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All products and company names mentioned in this document may be the trademarks of their respective holders.